

8-bit CMOS EEPROM Microcontroller

High Performance RISC CPU Features:


- · Only 35 single word instructions to learn
- All instructions single cycle (400 ns @ 10 MHz) except for program branches which are two-cycle
- Operating speed: DC 10 MHz clock input DC - 400 ns instruction cycle
- 14-bit wide instructions
- 8-bit wide data path
- 1K x 14 EEPROM program memory
- 36 x 8 general purpose registers (SRAM)
- 64 x 8 on-chip EEPROM data memory
- 15 special function hardware registers
- Eight-level deep hardware stack
- Direct, indirect and relative addressing modes
- Four interrupt sources:
- External RB0/INT pin
- TMR0 timer overflow
- PORTB<7:4> interrupt on change
- Data EEPROM write complete
- 1,000,000 data memory EEPROM ERASE/WRITE cycles
- EEPROM Data Retention > 40 years

Peripheral Features:

- 13 I/O pins with individual direction control
- High current sink/source for direct LED drive
 - 25 mA sink max. per pin
 - 20 mA source max. per pin
- TMR0: 8-bit timer/counter with 8-bit programmable prescaler

Special Microcontroller Features:

- Power-on Reset (POR)
- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- · Code protection
- Power saving SLEEP mode
- · Selectable oscillator options
- · Serial In-System Programming via two pins



CMOS Technology:

- Low-power, high-speed CMOS EEPROM technology
- · Fully static design
- Wide operating voltage range:
 - Commercial: 2.0V to 6.0V
 - Industrial: 2.0V to 6.0V
- Low power consumption:
 - < 2 mA typical @ 5V, 4 MHz
 - 60 μA typical @ 2V, 32 kHz
 - 26 μA typical standby current @ 2V

Table of Contents

1.0 General Description	3
 General Description PIC16C84 Device Varieties 	5
3.0 Architectural Overview	7
4.0 Memory Organization	. 11
5.0 I/O Ports	. 19
6.0 Timer0 Module and TMR0 Register	. 25
7.0 Data EEPROM Memory	. 31
8.0 Special Features of the CPU	. 35
9.0 Instruction Set Summary	. 51
10.0 Development Support	. 67
11.0 Electrical Characteristics for PIC16C84	. 71
12.0 DC & AC Characteristics Graphs/Tables for PIC16C84	. 83
13.0 Packaging Information	. 97
Appendix A: Feature Improvements - From PIC16C5X To PIC16C84	. 99
Appendix B: Code Compatibility - from PIC16C5X to PIC16C84	. 99
Appendix C: What's New In This Data Sheet	100
Appendix D: What's Changed In This Data Sheet	
Appendix E: Conversion Considerations - PIC16C84 to PIC16F83/F84 And PIC16CR83/CR84	101
Index	
On-Line Support	105
PIC16C84 Product Identification System	107
Sales and Support	

To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.




FIGURE 3-1: PIC16C84 BLOCK DIAGRAM

TABLE 4-1	REGISTER FILE SUMMARY
-----------	-----------------------

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note3)
					E	Bank 0					
00h	INDF		Uses contents of FSR to address data memory (not a physical register)						r)		
01h	TMR0				8-bit real-time	clock/counte	er			xxxx xxxx	uuuu uuuu
02h	PCL			Low or	ler 8 bits of the I	Program Co	unter (PC)			0000 0000	0000 0000
03h	STATUS (2)	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h	FSR			Indir	ect data memor	y address p	ointer 0			xxxx xxxx	uuuu uuuu
05h	PORTA	—	—	—	RA4/T0CKI	RA3	RA2	RA1	RA0	x xxxx	u uuuu
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	xxxx xxxx	uuuu uuuu
07h		Unimple	mented loc	ation, read	as '0'						
08h	EEDATA				EEPROM da	ata register				xxxx xxxx	uuuu uuuu
09h	EEADR		EEPROM address register					xxxx xxxx	uuuu uuuu		
0Ah	PCLATH	_	_		Write	buffer for u	pper 5 bits o	of the PC (1)	0 0000	0 0000
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	x000 0000x	0000 000u
					E	Bank 1					
80h	INDF		Uses con	tents of FS	R to address da	ta memory	(not a physi	cal registe	r)		
81h	OPTION_ REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h	PCL			Low c	order 8 bits of Pr	ogram Cour	nter (PC)			0000 0000	0000 0000
83h	STATUS (2)	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h	FSR			Indir	ect data memor	y address p	ointer 0			xxxx xxxx	uuuu uuuu
85h	TRISA	—	—	—	PORTA data d	irection regi	ster			1 1111	1 1111
86h	TRISB				PORTB data dir	rection regis	ter			1111 1111	1111 1111
87h		Unimple	mented loc	ation, read	as '0'						
88h	EECON1	—	—	—	EEIF	WRERR	WREN	WR	RD	0 x000	0 q000
89h	EECON2			EEPROM	control register	2 (not a phy	sical registe	r)			
0Ah	PCLATH	_	—	—	Write	buffer for u	pper 5 bits o	of the PC (1)	0 0000	0 0000
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	x000 0000	0000 000u

Legend: x = unknown, u = unchanged. - = unimplemented read as '0', q = value depends on condition.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a slave register for PC<12:8>. The contents of PCLATH can be transferred to the upper byte of the program counter, but the contents of PC<12:8> is never transferred to PCLATH.

2: The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ status bits in the STATUS register are not affected by a $\overline{\text{MCLR}}$ reset.

3: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

9.0 INSTRUCTION SET SUMMARY

Each PIC16CXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 9-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 9-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 9-1OPCODE FIELDDESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
<>	Register bit field
E	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 9-2 lists the instructions recognized by the MPASM assembler.

Figure 9-1 shows the general formats that the instructions can have.


Note: To maintain upward compatibility with future PIC16CXX products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 9-1: GENERAL FORMAT FOR INSTRUCTIONS



Mnemonic,		Description	Cycles		14-Bit	Opcode	•	Status	Notes
Operan	ds			MSb			LSb	Affected	
		BYTE-ORIENTED FILE REGIS	TER OPE	RATIC	ONS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff	-, -,	1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
		BIT-ORIENTED FILE REGIST		RATIO	NS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CONTROL	OPERAT	IONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11		kkkk		C,DC,Z	
	k	Exclusive OR literal with W	1					Z	

TABLE 9-2 PIC16CXX INSTRUCTION SET

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

9.1 Instruction Descriptions

ADDLW	Add Lite	ral and \	N			
Syntax:	[<i>label</i>] A	DDLW	k			
Operands:	$0 \le k \le 2k$	55				
Operation:	$(W) + k \to (W)$					
Status Affected:	C, DC, Z					
Encoding:	11 111x kkkk kkkk					
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.					
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1	Q2	Q3	Q4		
	Decode	Read literal 'k'	Process data	Write to W		
Example:	ADDLW	0x15				
	Before In	W =	0x10			
	/	W =	0x25			

ADDWF	Add W a	nd f				
Syntax:	[<i>label</i>] A	DDWF	f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in \left[0,1\right] \end{array}$.7				
Operation:	(W) + (f) \rightarrow (destination)					
Status Affected:	C, DC, Z					
Encoding:	00	0111	dfff	ffff		
Description:	Add the co register 'f'. in the W re stored bac	If 'd' is 0 egister. If '	the result i d' is 1 the	s stored		
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1	Q2	Q3	Q4		
	Decode	Read register 'f'	Process data	Write to destination		
Example	ADDWF	FSR,	0			
	Before In	struction	1			
		W = FSR =	0x17 0xC2			
	After Inst		0x02			
		W =	0xD9			
		FSR =	0xC2			

		К		
-				
. ,	D. (k) \rightarrow (W)		
	1		1	
	1001	kkkk	kkkk	
AND'ed w	ith the eig	ht bit litera	l 'k'. The	
1				
1				
Q1	Q2	Q3	Q4	
Decode	Read literal "k"	Process data	Write to W	
ANDLW	0x5F			
		1		
		0xA3		
W = 0x03				
AND W v	-			
ANDWv [<i>label</i>] A	-	f,d		
[<i>label</i>] A 0 ≤ f ≤ 12	NDWF	f,d		
[<i>label</i>] A $0 \le f \le 12$ $d \in [0,1]$	NDWF 27		n)	
[<i>label</i>] A 0 ≤ f ≤ 12 d ∈ [0,1] (W) .ANE	NDWF 27		n)	
[<i>label</i>] A 0 ≤ f ≤ 12 d ∈ [0,1] (W) .ANE Z	NDWF 27 0. (f) → (d	destinatio		
[<i>label</i>] A $0 \le f \le 12$ $d \in [0,1]$ (W) .ANE Z 00	NDWF 27 D. (f) \rightarrow (c) 0101	destinatio	ffff	
[<i>label</i>] A $0 \le f \le 12$ $d \in [0,1]$ (W) .ANE Z 00 AND the V is 0 the re- ter. If 'd' is	NDWF 27 D. (f) \rightarrow (c 0101 V register sult is stor 1 the resi	destinatio	ffff er 'f'. If 'd' <i>N</i> regis-	
[<i>label</i>] A $0 \le f \le 12$ $d \in [0,1]$ (W) .ANE Z 00 AND the V is 0 the read	NDWF 27 D. (f) \rightarrow (c 0101 V register sult is stor 1 the resi	destinatio	ffff er 'f'. If 'd' <i>N</i> regis-	
[<i>label</i>] A $0 \le f \le 12$ $d \in [0,1]$ (W) .ANE Z 00 AND the V is 0 the re- ter. If 'd' is register 'f'.	NDWF 27 D. (f) \rightarrow (c 0101 V register sult is stor 1 the resi	destinatio	ffff er 'f'. If 'd' <i>N</i> regis-	
[<i>label</i>] A $0 \le f \le 12$ $d \in [0,1]$ (W) .ANE Z 00 AND the V is 0 the re- ter. If 'd' is register 'f'. 1	NDWF 27 D. (f) \rightarrow (c 0101 V register sult is stor 1 the resi	destinatio	ffff er 'f'. If 'd' <i>N</i> regis-	
[<i>label</i>] A $0 \le f \le 12$ $d \in [0,1]$ (W) .ANE Z 00 AND the V is 0 the re- ter. If 'd' is register 'f'. 1 1	NDWF 27 D. (f) \rightarrow (c 0101 V register sult is sto 1 the rest Q2 Read	destinatio	ffff er 'f'. If 'd' W regis- d back in Q4 Write to	
[<i>label</i>] A $0 \le f \le 12$ $d \in [0,1]$ (W) .ANE Z 00 AND the V is 0 the re- ter. If 'd' is register 'f'. 1 1 Q1	NDWF 2.7 D. (f) \rightarrow (c 0101 V register sult is sto 1 the rest Q2	destinatio dfff with regist red in the V ult is store Q3	ffff er 'f'. If 'd' W regis- d back in Q4 Write to	
$\begin{bmatrix} label \end{bmatrix} A$ $0 \le f \le 12$ $d \in [0,1]$ $(W) .ANE$ Z $\boxed{00}$ AND the V is 0 the reter. If 'd' is register 'f'. 1 1 Q1 \boxed{Decode}	NDWF 27 D. (f) \rightarrow (c 0101 V register sult is stor 1 the rest Q2 Read register 'f'	destinatio	ffff er 'f'. If 'd' W regis- d back in Q4 Write to	
$[label] A$ $0 \le f \le 12$ $d \in [0,1]$ $(W) .ANE$ Z $\boxed{00}$ AND the V is 0 the re- ter. If 'd' is register 'f'. 1 1 Q1 \boxed{Decode} ANDWF	NDWF 27 27 2. (f) \rightarrow (d 0101 V register sult is stor 1 the result Q2 Read register 'f' FSR,	destinatio	ffff er 'f'. If 'd' W regis- d back in Q4 Write to	
$\begin{bmatrix} label \end{bmatrix} A$ $0 \le f \le 12$ $d \in [0,1]$ $(W) .ANE$ Z $\boxed{00}$ AND the V is 0 the reter. If 'd' is register 'f'. 1 1 Q1 \boxed{Decode}	NDWF 27 27 2. (f) \rightarrow (d 0101 V register sult is stor 1 the result Q2 Read register 'f' FSR,	destinatio	ffff er 'f'. If 'd' W regis- d back in Q4 Write to	
$[label] A$ $0 \le f \le 12$ $d \in [0,1]$ $(W) .ANE$ Z 00 AND the V is 0 the re- ter. If 'd' is register 'f'. 1 1 $Q1$ Decode ANDWF Before In	NDWF 27 D. (f) \rightarrow (d 0101 V register sult is ston 1 the result V register r FSR, struction W = FSR =	destinatio	ffff er 'f'. If 'd' W regis- d back in Q4	
	[<i>label</i>] A $0 \le k \le 24$ (W) .ANE Z 11 The conte AND'ed w result is pl 1 1 Q1 Decode ANDLW Before In After Inst	[<i>label</i>] ANDLW $0 \le k \le 255$ (W) .AND. (k) \rightarrow (Z 11 1001 The contents of W r AND'ed with the eig result is placed in th 1 2 Q1 Q2 Decode Read literal "k" ANDLW 0x5F Before Instruction W = After Instruction	$\begin{array}{c} 0 \leq k \leq 255 \\ (W) \ .AND. \ (k) \rightarrow (W) \\ Z \\ \hline 11 \ 1001 \ kkkk \\ \hline The contents of W register are \\ AND'ed with the eight bit literal result is placed in the W register are \\ AND'ed with the eight bit literal \\ 1 \\ 1 \\ \hline 2 \\ Q1 \ Q2 \ Q3 \\ \hline \hline Decode \ Read \\ literal \ 'k'' \ Process \\ data \\ \hline \hline ANDLW \ 0x5F \\ \hline Before \ Instruction \\ W = \ 0xA3 \\ \hline After \ Instruction \\ \hline \end{array}$	

W =

FSR =

0x17

0x02

BCF	Bit Clear	f				
Syntax:	[<i>label</i>] BC	CF f,b				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$					
Operation:	$0 \rightarrow (f < b >)$					
Status Affected:	None					
Encoding:	01	00bb	bfff	ffff		
Description:	Bit 'b' in re	gister 'f' is	s cleared.			
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1	Q2	Q3	Q4		
	Decode	Read register 'f'	Process data	Write register 'f'		
Example	BCF	FLAG_	REG, 7			
	Before Instruction FLAG_REG = 0xC7					
	After Inst		EG = 0x47			

BTFSC	Bit Test,	Skip if Cl	ear				
Syntax:	[<i>label</i>] BT	[label] BTFSC f,b					
Operands:	$0 \le f \le 127$ $0 \le b \le 7$						
Operation:	skip if (f) = 0						
Status Affected:	None	None					
Encoding:	01 10bb bfff ffff						
Description:	If bit 'b' in register 'f' is '1' then the next instruction is executed. If bit 'b', in register 'f', is '0' then the next instruction is discarded, and a NOP is executed instead, making this a 2Tcy instruction.						
Words:	1						
Cycles:	1(2)						
Q Cycle Activity:	Q1	Q2	Q3	Q4			
	Decode	Read register 'f'	Process data	No-Operat ion			
If Skip:	(2nd Cyc	le)					
	Q1	Q2	Q3	Q4			
	No-Operat ion	No-Operati on	No-Opera tion	No-Operat ion			
Example	HERE FALSE TRUE		FLAG,1 PROCESS_	_CODE			
	Before In	struction					
			ddress H	ERE			
	After Inst	ruction if FLAG<1>	= 0,				
			address T	RUE			

BSF	Bit Set f					
Syntax:	[<i>label</i>] BSF f,b					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$					
Operation:	$1 \rightarrow (f < b >)$					
Status Affected:	None					
Encoding:	01 01bb bfff ffff					
Description:	Bit 'b' in register 'f' is set.					
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1 Q2 Q3 Q4					
	Decode Read register 'f' 'data 'register 'f'					
Example	BSF FLAG_REG, 7					
	Before Instruction FLAG_REG = 0x0A After Instruction FLAG_REG = 0x8A					

if FLAG<1>=1, PC = addre

address FALSE

BTFSS	Bit Test f, Skip if Set	CALL	Call Subroutine
Syntax:	[<i>label</i>] BTFSS f,b	Syntax:	[<i>label</i>] CALL k
Operands:	$0 \le f \le 127$	Operands:	$0 \le k \le 2047$
Operation:	0 ≤ b < 7 skip if (f) = 1	Operation:	(PC) + 1 \rightarrow TOS, k \rightarrow PC<10:0>,
Status Affected:	None		$(PCLATH{<}4{:}3{>}) \rightarrow PC{<}12{:}11{>}$
Encoding:	01 11bb bfff ffff	Status Affected:	None
Description:	If bit 'b' in register 'f' is '0' then the next	Encoding:	10 0kkk kkkk kkkk
Words:	instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2Tcy instruction.	Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two cycle instruction.
Cycles:	1(2)	Words:	1
Q Cycle Activity:	Q1 Q2 Q3 Q4	Cycles:	2
	Decode Read Process No-Operat register 'f' data ion	Q Cycle Activity:	Q1 Q2 Q3 Q4
If Skip:	(2nd Cycle)	1st Cycle	literal 'k', data PC
	Q1 Q2 Q3 Q4		Push PC to Stack
	No-Operati ion No-Operati No-Operat ion No-Operati	2nd Cycle	No-Opera No-Opera No-Operat tion tion
Example	HERE BTFSC FLAG,1 FALSE GOTO PROCESS CODE	Example	HERE CALL THERE
	TRUE •		Before Instruction
	•		PC = Address HERE After Instruction
	Before Instruction		PC = Address THERE
	PC = address HERE After Instruction if FLAG<1> = 0, PC = address FALSE if FLAG<1> = 1, PC = address TRUE		TOS = Address HERE+1

CLRF	Clear f				
Syntax:	[<i>label</i>] C	LRF f			
Operands:	$0 \le f \le 127$				
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$				
Status Affected:	Z				
Encoding:	00	0001	lfff	ffff	
Description:	The conter and the Z	0	ster 'f' are	cleared	
Words:	1				
Cycles:	1				
Q Cycle Activity:	Q1	Q2	Q3	Q4	
	Decode	Read register 'f'	Process data	Write register 'f'	
Example	CLRF	FLAG	G_REG		
	Before In After Inst	FLAG_RE		0x5A	
		FLAG_RE Z	EG = =	0x00 1	

CLRW	Clear W				
Syntax:	[label]	CLRW			
Operands:	None				
Operation:	$\begin{array}{l} 00h \rightarrow (V \\ 1 \rightarrow Z \end{array}$	V)			
Status Affected:	Z				
Encoding:	00	0001	0xxx	xxxx	
Description:	W register set.	is cleared	. Zero bit (Z) is	
Words:	1				
Cycles:	1				
Q Cycle Activity:	Q1	Q2	Q3	Q4	
	Decode	No-Opera tion	Process data	Write to W	
Example	CLRW				
	Before In				
	After Inst		0x5A		
			0x00		
		Z =	1		
CLRWDT	Clear Wa	atchdog 1	imer		
Syntax:	[label]	CLRWD	-		
Operands:	None				
Operation:	$00h \rightarrow W$				
	$0 \rightarrow WD^{-1}$ $1 \rightarrow \overline{TO}$	F prescale	ər,		
	$1 \rightarrow \overline{PD}$				
Status Affected:	TO, PD				
Encoding:	00	0000	0110	0100	
Description:		struction r			
		. It also res T. Status b			
Words:	1				
Cycles:	1				
Q Cycle Activity:	Q1	Q2	Q3	Q4	
	Decode	No-Opera tion	Process data	Clear WDT Counter	
	L				
Example	CLRWDT				
Example	Before In		4	2	
Example	Before In	WDT cour	iter =	?	
Example	Before In After Inst	WDT cour ruction WDT cour	iter =	? 0x00	
Example	Before In After Inst	WDT cour ruction WDT cour WDT pres	ter = caler=	0x00 0	
Example	Before In After Inst	WDT cour ruction WDT cour	ter = caler= =	0x00	
Example	Before In After Inst	WDT cour ruction WDT cour WDT pres TO	ter = caler= =	0x00 0 1	

Complement f	DECFSZ	Decrement f, Skip if 0
[<i>label</i>] COMF f,d	Syntax:	[label] DECFSZ f,d
$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
$(\overline{f}) \rightarrow$ (destination)	Operation:	(f) - 1 \rightarrow (destination);
Z		skip if result = 0
00 1001 dfff ffff	Status Affected:	None
The contents of register 'f' are comple-	Encoding:	00 1011 dfff ffff
W. If 'd' is 1 the result is stored back in	Description:	The contents of register 'f' are decre- mented. If 'd' is 0 the result is placed in the
		W register. If 'd' is 1 the result is placed back in register 'f'.
		If the result is 1, the next instruction, is executed. If the result is 0, then a NOP is
		executed instead making it a 2TCY instruc- tion.
Decode Read Process Write to	Words:	1
register data destination	Cycles:	1(2)
	Q Cycle Activity:	Q1 Q2 Q3 Q4
COMF REG1,0		Decode Read Process Write to
Before Instruction		register 'f' data destination
After Instruction	If Skip:	(2nd Cycle)
REG1 = 0x13		Q1 Q2 Q3 Q4
VV = UXEC		No-Operat No-Operat No-Operati No-Operat tion ion on
Decrement f		ion
[<i>label</i>] DECF f,d	Example	HERE DECFSZ CNT, 1
0 < f < 107		GOTO LOOP
$d \in [0,1]$		CONTINUE •
		CONTINUE • • •
d ∈ [0,1]		CONTINUE • • • Before Instruction
$d \in [0,1]$ (f) - 1 \rightarrow (destination)		CONTINUE • • •
$d \in [0,1]$ (f) - 1 \rightarrow (destination) Z 00 0011 dfff ffff		CONTINUE • • • Before Instruction PC = address HERE After Instruction CNT = CNT - 1
$d \in [0,1]$ (f) - 1 \rightarrow (destination) Z		CONTINUE • • • Before Instruction PC = address HERE After Instruction CNT = CNT - 1 if CNT = 0, PC = address CONTINUE
$d \in [0,1]$ (f) - 1 \rightarrow (destination) Z 00 0011 dfff ffff		CONTINUE • • • Before Instruction PC = address HERE After Instruction CNT = CNT - 1 if CNT = 0, PC = address CONTINUE if CNT \neq 0,
$\begin{array}{l} d \in [0,1] \\ (f) - 1 \rightarrow (destination) \\ \hline Z \\ \hline \hline 00 & 0011 & dfff & ffff \\ \hline Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. \\ 1 \\ 1 \end{array}$		CONTINUE • • • Before Instruction PC = address HERE After Instruction CNT = CNT - 1 if CNT = 0, PC = address CONTINUE
$d \in [0,1]$ (f) - 1 \rightarrow (destination) Z $00 0011 dfff ffff$ Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		CONTINUE • • • Before Instruction PC = address HERE After Instruction CNT = CNT - 1 if CNT = 0, PC = address CONTINUE if CNT \neq 0,
$\begin{array}{l} d \in [0,1] \\ (f) - 1 \rightarrow (destination) \\ \hline \\ \hline \\ \hline \\ \hline \\ 00 & 0011 & dfff & ffff \\ \hline \\ \hline \\ Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. \\ 1 \\ 1 \end{array}$		CONTINUE • • • Before Instruction PC = address HERE After Instruction CNT = CNT - 1 if CNT = 0, PC = address CONTINUE if CNT \neq 0,
$\begin{array}{c c} d \in [0,1] \\ (f) - 1 \rightarrow (destination) \\ \hline Z \\ \hline \hline 00 & 0011 & dfff & ffff \\ \hline \\ Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. \\ 1 \\ 1 \\ \hline Q1 & Q2 & Q3 & Q4 \\ \hline \hline \\ Decode & Read & Process & Write to destination \\ \hline \end{array}$		CONTINUE • • • Before Instruction PC = address HERE After Instruction CNT = CNT - 1 if CNT = 0, PC = address CONTINUE if CNT \neq 0,
$\begin{array}{c c} d \in [0,1] \\ (f) - 1 \rightarrow (destination) \\ \hline Z \\ \hline \hline 00 & 0011 & dfff & ffff \\ \hline Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. \\ 1 \\ 1 \\ \hline Q1 & Q2 & Q3 & Q4 \\ \hline \hline Decode & Read \\ register & 'f' & data & destination \\ \hline \end{array}$		CONTINUE • • • Before Instruction PC = address HERE After Instruction CNT = CNT - 1 if CNT = 0, PC = address CONTINUE if CNT \neq 0,
$\begin{array}{l} d \in [0,1] \\ (f) - 1 \rightarrow (destination) \\ \hline Z \\ \hline \hline 00 & 0011 & dfff & ffff \\ \hline \\ \hline 00 & 0011 & dfff & ffff \\ \hline \\ \hline 00 & 0011 & dfff & ffff \\ \hline \\ \hline \\ \hline 00 & 0011 & dfff & ffff \\ \hline \\ \hline \\ \hline \\ Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. If 'd' is 1 the result is stored back in register 'f'. I \\ 1 \\ 1 \\ \hline 1 \\ \hline \\ Q1 & Q2 & Q3 & Q4 \\ \hline \\ \hline \\ \hline \\ Decode & Read & Process & Write to destination \\ \hline \\ \hline \\ DECF & CNT, 1 \\ \hline \\ Before Instruction \\ \hline \\ CNT & = & 0x01 \\ \hline \end{array}$		CONTINUE • • • Before Instruction PC = address HERE After Instruction CNT = CNT - 1 if CNT = 0, PC = address CONTINUE if CNT \neq 0,
$\begin{array}{l} d \in [0,1] \\ (f) - 1 \rightarrow (destination) \\ \hline Z \\ \hline \hline 00 & 0011 & dfff & ffff \\ \hline \\ \hline 00 & 0011 & dfff & ffff \\ \hline \\ \hline \\ Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. 1 \\ 1 \\ 1 \\ \hline \\ Q1 & Q2 & Q3 & Q4 \\ \hline \hline \\ Decode & Read & Process & Write to destination \\ \hline \\ DECF & CNT, 1 \\ \hline \\ Before Instruction \\ \hline \\ CNT & = & 0x01 \\ \hline \\ Z & = & 0 \\ \hline \end{array}$		CONTINUE • • • Before Instruction PC = address HERE After Instruction CNT = CNT - 1 if CNT = 0, PC = address CONTINUE if CNT \neq 0,
$\begin{array}{l} d \in [0,1] \\ (f) - 1 \rightarrow (destination) \\ \hline Z \\ \hline \hline 00 & 0011 & dfff & ffff \\ \hline \\ \hline 00 & 0011 & dfff & ffff \\ \hline \\ \hline 00 & 0011 & dfff & ffff \\ \hline \\ \hline \\ \hline 00 & 0011 & dfff & ffff \\ \hline \\ \hline \\ \hline \\ Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. If 'd' is 1 the result is stored back in register 'f'. I \\ 1 \\ 1 \\ \hline 1 \\ \hline \\ Q1 & Q2 & Q3 & Q4 \\ \hline \\ \hline \\ \hline \\ Decode & Read & Process & Write to destination \\ \hline \\ \hline \\ DECF & CNT, 1 \\ \hline \\ Before Instruction \\ \hline \\ CNT & = & 0x01 \\ \hline \end{array}$		CONTINUE • • • Before Instruction PC = address HERE After Instruction CNT = CNT - 1 if CNT = 0, PC = address CONTINUE if CNT \neq 0,
-	$ \begin{bmatrix} label \end{bmatrix} COMF f,d \\ 0 \leq f \leq 127 \\ d \in [0,1] \\ (\tilde{f}) \rightarrow (destination) \\ Z \\ \hline 00 1001 dfff ffff \\ \hline The contents of register 'f' are complemented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'. \\ 1 \\ 1 \\ Q1 Q2 Q3 Q4 \\ \hline Decode Read \\ register \\ 'f' register \\ data destination \\ \hline COMF REG1, 0 \\ \hline Before Instruction \\ REG1 = 0x13 \\ W = 0xEC \\ \hline Decoment f \\ \hline \end{tabular} $	[label] COMF f,dSyntax: $0 \le f \le 127$ $d \in [0,1]$ Operands: $(f) \rightarrow$ (destination)Operation:Z $00 1001 dfff ffff$ The contents of register 'f' are complemented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'.Status Affected: Encoding: Description:11Q1 Q2 Q3 Q4DecodeRead register'' dataWrite to destination11COMFREG1,0Before Instruction REG1 = 0x13 W = 0xECIf Skip:Decrement f[label]DECF f,dLabel JDECF f,dExample

GOTO	Unconditional Branch	INCF	Increment f
Syntax:	[<i>label</i>] GOTO k	Syntax:	[label] INCF f,d
Operands:	$0 \le k \le 2047$	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>	Operation:	(f) + 1 \rightarrow (destination)
Status Affected:	None	Status Affected:	Z
Encoding:	10 1kkk kkkk kkkk	Encoding:	00 1010 dfff ffff
Description:	GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two cycle instruction.	Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1	Words:	1
Cycles:	2	Cycles:	1
Q Cycle Activity:	Q1 Q2 Q3 Q4	Q Cycle Activity:	Q1 Q2 Q3 Q4
1st Cycle	Decode Read Process Write to literal 'k' data PC		Decode Read register data Vite to destination
2nd Cycle	No-Operat No-Operat No-Operat ion ion	Example	INCF CNT, 1
Example	GOTO THERE		Before Instruction CNT = 0xFF Z = 0
	After Instruction PC = Address THERE		After Instruction CNT = 0x00 Z = 1

INCFSZ	Increment f, Skip if 0	IORLW	Inclusive OR Literal with W
Syntax:	[label] INCFSZ f,d	Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \le f \le 127$	Operands:	$0 \le k \le 255$
	d ∈ [0,1]	Operation:	(W) .OR. $k \rightarrow$ (W)
Operation:	(f) + 1 \rightarrow (destination),	Status Affected:	Z
Status Affected	skip if result = 0	Encoding:	11 1000 kkkk kkkk
Status Affected:	None	Description:	The contents of the W register is
Encoding:			OR'ed with the eight bit literal 'k'. The result is placed in the W register.
Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in	Words:	1
	the W register. If 'd' is 1 the result is placed back in register 'f'.	Cycles:	1
	If the result is 1, the next instruction is executed. If the result is 0, a NOP is exe- cuted instead making it a 2Tcy instruc-	Q Cycle Activity:	' Q1 Q2 Q3 Q4
	cuted instead making it a 21 CY instruc- tion.	Q Oycle Activity.	Decode Read Process Write to
Words:	1		literal 'k' data W
Cycles:	1(2)	Evenale	TODIN 0-25
Q Cycle Activity:	Q1 Q2 Q3 Q4	Example	IORLW 0x35 Before Instruction
	Decode Read Process Write to		W = 0x9A
	register 'f' data destination		After Instruction
If Skip:	(2nd Cycle)		W = 0xBF Z = 1
	Q1 Q2 Q3 Q4		
	No-Operation No-		
Example	HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE •		
	Before Instruction PC = address HERE After Instruction CNT = CNT + 1 if CNT= 0, PC = address CONTINUE if CNT \neq 0, PC = address HERE +1		

IORWF	Inclusive	e OR W v	with f	
Syntax:	[label]	IORWF	f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in \ [0,1] \end{array}$	27		
Operation:	(W) .OR.	(f) \rightarrow (de	estination	i)
Status Affected:	Z			
Encoding:	00	0100	dfff	ffff
Description:	Inclusive C ter 'f'. If 'd' W register back in reg	is 0 the re . If 'd' is 1	sult is place	ced in the
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write to destination
Example	IORWF		RESULT,	0
	Before In			
		RESULT W	= 0x13 = 0x91	-
		ruction RESULT W Z	= 0x13 = 0x93 = 1	-

MOVLW	Move Lit	eral to V	v	
Syntax:	[label]	MOVLW	/ k	
Operands:	$0 \le k \le 25$	55		
Operation:	$k \to (W)$			
Status Affected:	None			
Encoding:	11	00xx	kkkk	kkkk
Description:	The eight l register. Th as 0's.			
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read literal 'k'	Process data	Write to W
Example	MOVLW	0x5A ruction W =	0x5A	

MOVF	Move f				
Syntax:	[label]	[label] MOVF f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$				
Operation:	(f) \rightarrow (destination)				
Status Affected:	Z				
Encoding:	00	1000	dfff	ffff	
Description:	The contendestination of d. If $d =$ d = 1, the itself. $d = 1$ ter since s	n dependa 0, destina destinatio I is useful	ant upon th ition is W r n is file reg to test a f	ne status egister. If gister f ile regis-	
Words:	1				
Cycles:	1				
Q Cycle Activity:	Q1	Q2	Q3	Q4	
	Decode	Read register 'f'	Process data	Write to destination	
Example		ruction	0 le in FSR I	register	

MOVWF	Move W	to f		
Syntax:	[label]	MOVW	= f	
Operands:	$0 \le f \le 12$	27		
Operation:	$(W) \rightarrow (f)$			
Status Affected:	None			
Encoding:	00	0000	lfff	ffff
Description:	Move data 'f'.	from W r	egister to	register
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
, , , , , , , , , , , , , , , , , , ,	Decode	Read register 'f'	Process data	Write register 'f'
Example	Decode	register 'f'		
	MOVWF Before In After Inst	OPTIC OPTIC struction OPTION W	data DN_REG = 0xFF = 0x4F	register 'f'

NOP	No Operation			
Syntax:	[label]	NOP		
Operands:	None			
Operation:	No opera	ition		
Status Affected:	None			
Encoding:	00	0000	0xx0	0000
Description:	No operat	ion.		
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	No-Opera tion	No-Opera tion	No-Operat ion
Example	NOP			

RETFIE	Return fi	rom Inter	rupt	
Syntax:	[label]	RETFIE		
Operands:	None			
Operation:	$\begin{array}{l} TOS \rightarrow F \\ 1 \rightarrow GIE \end{array}$	PC,		
Status Affected:	None			
Encoding:	00	0000	0000	1001
Description:	Return fro and Top of PC. Interru Global Inte (INTCON- instruction	Stack (TC upts are er errupt Ena (7>). This i	DS) is load habled by s ble bit, GIE	ed in the setting
Words:	1			
Cycles:	2			
Q Cycle Activity:	Q1	Q2	Q3	Q4
1st Cycle	Decode	No-Opera tion	Set the GIE bit	Pop from the Stack
2nd Cycle	No-Operat ion	No-Opera tion	No-Opera tion	No-Operat ion
Example	RETFIE			

After Interrupt PC = TOS GIE = 1

OPTION	Load Option Register			
Syntax:	[label]	OPTION	٧	
Operands:	None			
Operation:	$(W)\toO$	PTION		
Status Affected:	None			
Encoding:	00	0000	0110	0010
Description:	The conte loaded in t instruction patibility w Since OPT register, th it.	he ΟΡΤΙΟ is suppo ith ΡΙC16 ΓΙΟΝ is a	DN register rted for coo C5X produ readable/v	r. This de com- ucts. vritable
Words:	1			
Cycles:	1			
Example				
	with fu	ture PIC1	ard comp 6CXX pro is instruct	ducts,

RETLW	Return w	vith Liter	al in W		RETURN	Return f	from Sub	routine	
Syntax:	[label]	RETLW	k		Syntax:	[label]	RETUR	N	
Operands:	$0 \le k \le 25$	55			Operands:	None			
Operation:	$k \rightarrow (W);$				Operation:	$TOS \rightarrow I$	PC		
	$TOS \rightarrow F$	PC 24			Status Affected	: None			
Status Affected:	None				Encoding:	00	0000	0000	1000
Encoding:	11	01xx	kkkk	kkkk	Description:	Return fro	om subrout	ine. The st	ack is
Description:	The W reg bit literal 'k	d. The prog	gram coun	ter is		is loaded	nd the top of into the pro	ogram cour	· · ·
	loaded from						ycle instruc	ction.	
	instruction	,		9010	Words:	1			
Words:	1				Cycles:	2			
Cycles:	2				Q Cycle Activity	·	Q2	Q3	Q4
Q Cycle Activity:	Q1	Q2	Q3	Q4	1st Cy	cle Decode	No-Opera tion	No-Opera tion	Pop from the Stack
1st Cycle	Decode	Read literal 'k'	No-Opera tion	Write to W, Pop from the Stack	2nd Cy	cle No-Operation	No-Opera t tion	No-Opera tion	No-Opera tion
2nd Cycle	No-Operat ion	No-Opera tion	No-Opera tion	No-Operat ion	Example	RETURN	1		
						After Inte			
Example	CALL TABL	;offset	tains tabl value has table				PC =	TOS	
TABLE	• ADDWF PC RETLW k1 RETLW k2 •	;W = off ;Begin t ;							
	• RETLW kn	; End of	table						
		W =	0x07						
	After Inst		value of k	3					

RLF	Rotate Left f through Carry	RRF	Rotate Right f through Carry		
Syntax:	[<i>label</i>] RLF f,d	Syntax:	[<i>label</i>] RRF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$	Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	See description below	Operation:	See description below		
Status Affected:	С	Status Affected:	С		
Encoding:	00 1101 dfff ffff	Encoding:	00 1100 dfff ffff		
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'.	Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.		
Words:	1	Words:	1		
Cycles:	1	Cycles:	1		
Q Cycle Activity:	Q1 Q2 Q3 Q4	Q Cycle Activity:	Q1 Q2 Q3 Q4		
	Decode Read register tf Process Write to destination		Decode Read register data Write to destination		
Example	RLF REG1,0	Example	RRF REG1,0		
	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$		$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$		

SLEEP

Syntax:	[label]	SLEEP		
Operands:	None			
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$			
Status Affected:	$\overline{TO}, \overline{PD}$			
Encoding:	00	0000	0110	0011
Description:	The power-down status bit, PD is cleared. Time-out status bit, TO is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped. See Section 14.8 for more details.			
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	No-Opera tion	No-Opera tion	Go to Sleep
Example:	SLEEP			

SUBLW	Subtract	W from L	iteral		
Syntax:	[label]	SUBLW	k		
Operands:	0 ≤ k ≤ 255				
Operation:	$k \text{ - } (W) \rightarrow (W)$				
Status Affected:	C, DC, Z				
Encoding:	11	110x	kkkk	kkkk	
Description:	The W register is subtracted (2's comple- ment method) from the eight bit literal 'k'. The result is placed in the W register.				
Words:	1				
Cycles:	1				
Q Cycle Activity:	Q1	Q2	Q3	Q4	
	Decode	Read literal 'k'	Process data	Write to W	
Example 1:	SUBLW		0x02		
	Before In:	struction			
		W =	1		
		C = Z =	? ?		
	After Inst	ruction			
		W =	1		
		C = Z =	1; result is 0	positive	
Example 2:	Before In	struction			
		W =	2		
		C = Z =	? ?		
	After Inst	ruction			
		W =	0		
		C = Z =	1; result is 1	s zero	
Example 3:	Before In:	struction			
		W =	3		
		C = Z =	? ?		
	After Inst	ruction			
		W =	0xFF		
		C = tive	0; result is	nega-	
		Z =	0		

SUBWF	Subtract	W from f		
Syntax:	[label]	SUBWF	f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in \left[0,1\right] \end{array}$	7		
Operation:	(f) - (W) -	→ (destina	ition)	
Status Affected:	C, DC, Z			
Encoding:	00	0010	dfff	ffff
Description:	Subtract (2's complement method) W reg- ister from register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.			
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write to destination
Example 1:	SUBWF		reg1,1	
	Before Ins	struction		
	REG1 W C	= =	3 2 ?	
	Z	=	?	
	After Instr			
	REG1 W	=	1 2	
	C Z	=	1; result is 0	positive
Example 2:	Before In:		U	
	REG1	=	2	
	W C	=	2 ?	
	z	=	? ?	
	After Instr	uction		
	REG1	=	0	
	W C	=	2 1; result is	zero
	Z	=	1	20.0
Example 3:	Before Instruction			
	REG1	=	1	
	W C	=	2 ?	
	Z	=	?	
	After Instr			
	REG1 W	=	0xFF 2	
	С	=	0; result is	negative
	Z	=	0	

SWAPF	Swap Ni	bbles in	f		
Syntax:	[label] SWAPF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$				
Status Affected:	None				
Encoding:	00	1110	dfff	ffff	
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'.				
Words:	1				
Cycles:	1				
Q Cycle Activity:	Q1	Q2	Q3	Q4	
	Decode	Read register 'f'	Process data	Write to destination	
Example	SWAPF	REG,	0		
	Before In	struction			
		REG1	= 0x	A5	
	After Inst	ruction			
		REG1 W	•••	A5 5A	

TRIS	Load TRIS Register		
Syntax:	[<i>label</i>] TRIS f		
Operands:	$5 \le f \le 7$		
Operation:	(W) \rightarrow TRIS register f;		
Status Affected:	None		
Encoding:	00 0000 0110 0fff		
Description:	The instruction is supported for code compatibility with the PIC16C5X prod- ucts. Since TRIS registers are read- able and writable, the user can directly address them.		
Cycles:	1		
Example	1		
	To maintain upward compatibility with future PIC16CXX products, do not use this instruction.		

XORLW	Exclusive OR Literal with W	XORWF	Exclusive OR W with f
Syntax:	[<i>label</i>] XORLW k	Syntax:	[<i>label</i>] XORWF f,d
Operands:	$0 \le k \le 255$	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation: Status Affected: Encoding: Description:	(W) .XOR. k \rightarrow (W) Z 11 1010 kkkk kkkk The contents of the W register are XOR'ed with the eight bit literal 'k'.	Operation: Status Affected: Encoding: Description:	(W) .XOR. (f) \rightarrow (destination) Z Exclusive OR the contents of the W
Words:	The result is placed in the W regis- ter. 1	Words:	register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. 1
Cycles:	1	Cycles:	1
Q Cycle Activity:	Q1Q2Q3Q4DecodeRead literal 'k'Process dataWrite to W	Q Cycle Activity:	Q1 Q2 Q3 Q4 Decode Read register Process data Write to destination
Example:	XORLW 0xAF		'f'
	Before Instruction W = 0xB5	Example	XORWF REG 1 Before Instruction
	After Instruction W = 0x1A		REG = 0xAF $W = 0xB5$ After Instruction $REG = 0x1A$
			W = 0xB5